Form PTO 1449 Atty. Docket No. Serial No. (Rev. 2-32) ment of Commerce IMPJ-0027C 10/814,868 Patent and Trademark Office Applicant: Christopher J. Diorio Information Disclosure Statement by Applicant Filed: March 30, 2004 Group: 2827 (Use several sheets if necessary) **U.S. Patent Documents** Document No. Class Subclass Filing Date lnit. Date Name D(0) 2/12/1979 SM A 4,158,239 Bertin В 4,541,073 9/10/1985 Brice et al. SM $\overline{\mathsf{c}}$ 4,758,869 7/19/1988 Eitan et al. SM D 6/19/1990 Mead et al. 4,935,702 SM 5,018,102 5/21/1991 Houston E SM F 5,068,622 11/26/1991 Mead et al. SM G 5,438,542 8/1/1995 Atsumi et al. SM Н 6,141,247 10/31/2000 Roohparvar et al. SM 6,214,666 4/10/2001 Mehta I SM Naffziger et al. 3/26/2002 6,363,006 SM K 6,363,011 3/26/2002 Hirose et al. SM Shibata et al. 6,456,992 9/24/2002 SM М 6,469,930 10/22/2002 Минау SM N 6,573,765 6/3/2003 Bales et al. SM 6,633,188 10/14/2003 Jia et al. 0 SM P 6.845,029 1/18/2005 Santin et al. SM Mitarashi $\overline{\mathsf{Q}}$ 6.946.892 9/20/2005 SM **Foreign Documents** Translation Document No. Init. Date Class Subclass Yes No Country Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) Declercq et al., "Design and Optimization of High-Voltage CMOS Devices Compatible With a Standard 5 V SM CMOS Technology", IEEE Custom Integrated Circuits Conference, 1993, pp. 24.6.1-24.6.4. Dickson, "On-Chip High-Voltage Generation in MNOS Integrated Circuits Using an Improved Voltage SM Multiplier Technique", IEEE Journal of Solid-State Circuits, Vol. SC-11, No. 3, June 1976, pp. 374-378. Ŧ Invitation to Pay Additional Fees for PCT/US 03/31792 date of mailing April 2, 2004. SM Examiner Date Considered /Son Mai/ (04/26/2006) 04/26/2006 Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.

KS 1408-04